| |
Design Technology >
Parasitic Extraction
|
Parasitic
|
|
|
|
|
·
Electrical expression for PCB trace defined in terms of R,L,C value/measurement.
|
|
·
Extracted directly from layout design.
|
|
·
Used by design department for device interface simulation.
|
|
·
Tester, pogo pins, other electrical components, ICs, device package, and socket all have their own parasitic model.
|
|
|
|
|
|
|
